

POWER SUPPLY DEVICE AND LIQUID CRYSTAL DISPLAY DEVICE USING THE SAME

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present invention relates to a power supply device in general requiring a faster response to a fluctuating load and generating a desired output voltage from an input voltage for such particular applications as a power supply for a liquid crystal display monitor and a large liquid crystal display TV, and as an on-board power supply.

Description of the Prior Art

[0002] A typical conventional DC/DC converter is configured in such a way that it has an error amplifier for amplifying a difference voltage between a reference voltage and a monitored voltage that changes in accordance with an output voltage, and that an output transistor is controlled and driven by using a voltage outputted from the error amplifier.

[0003] By using such a DC/DC converter configured as described above, a stable output voltage is certainly produced even if a load fluctuates to some extent, because the output voltage is fed back so as to make the output voltage equal to a set value.

[0004] However, in the DC/DC converter as configured above, when there is an abrupt change of load, an output signal from the error amplifier is unable to follow

the change and the output voltage may fluctuate to a large extent (refer to Fig. 3), because the error amplifier is configured and used as an integrator in such a DC/DC converter having a configuration as described above. Although the output voltage is controlled so as not to fluctuate much if an output capacitor having a large capacitance is used, the disadvantages are a cost and an area for installation because such output capacitors are costly in such a configuration.

[0005] Among conventional power supply devices, there is such a power supply device in which, by monitoring an output voltage and a switching current flowing through an output transistor, and also by monitoring charge and discharge currents of an output capacitor, the output transistor is driven and controlled in accordance with results obtained through the monitoring process (refer to Japanese Patent Application Laid-Open No. 2001-112250 and Japanese Patent Application Laid-Open No. 2000-299981). It is obvious that it is possible to keep the change of output voltage within a certain level, because the output transistor can be directly driven and controlled according to the results obtained by monitoring the switching current and the charge and discharge currents even if the error amplifier is unable to follow the fluctuations of load in such a power supply device configured as above. However, items to be monitored are limited to the switching current flowing through the output transistor and the charge and discharge currents of the output capacitor. As a result, it may be possible that the output voltage changes to no small extent as in the above-mentioned case, because the output transistor cannot be driven and controlled so as to follow the fluctuations of load, because an output current actually flowing through the load is not monitored.

[0006] Particularly, in a liquid crystal display device comprising a liquid crystal display (hereinafter an LCD), when power supplied to a data signal generating section that generates data signals to the LCD (voltage signals applied to source lines of pixel transistors that form the LCD) becomes unstable, data are written to the pixel transistors insufficiently. Consequently, because this may cause deterioration in image quality such as a low contrast and a brightness decline, a faster responsivity to the fluctuations of load is demanded for a power supply device for use in such an application.

SUMMARY OF THE INVENTION

[0007] An object of the present invention is, in light of the above-mentioned problems, to provide at a lower cost, a power supply device capable of producing a stable output voltage even if there are abrupt fluctuations of load. Another object of the present invention is to provide a liquid crystal display device capable of displaying images in superior quality with reduced problems such as a low contrast and a contrast decline by reducing a possibility of insufficient data writing to pixel transistors.

[0008] To achieve the above object, according to one aspect of the present invention, a power supply device relating to the invention comprises a switching element connected between two different potentials, an output smoothing section for smoothing a voltage outputted from a terminal of the switching element and produce an output voltage provided for a load, a driver section for driving and controlling the switching element, and an output current sensing section for monitoring current flowing through the load, the output current sensing section

provided in a stage after the output smoothing section. The power supply device is configured in such a way that, when a desired output voltage is produced from an input voltage, the switching element is driven and controlled by the driver section by incorporating a monitored result obtained by the output current sensing section.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] This and other objects and features of the present invention will become clear from the following description, taken in conjunction with the preferred embodiments with reference to the accompanying drawings in which:

Fig. 1 is a circuit diagram showing key portions of a DC/DC converter embodying the present invention;

Fig. 2 is a schematic diagram showing an output control operation of a DC/DC converter embodying the present invention; and

Fig. 3 is a schematic diagram showing an output control operation of a conventional DC/DC converter.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[00010] Fig. 1 is a circuit diagram of a DC/DC converter embodying the present invention. As shown in this illustration, the DC/DC converter embodying the present invention has an N-channel field-effect transistor Q1, as a switching element, connected between two points having different potentials (between an input voltage V_i and ground potential), and is a booster-type DC/DC converter for obtaining a desired output voltage V_o from a drain of the transistor Q1. The transistor Q1 is controlled in a peak current mode control system by which the

control is performed based on an inductor current I_L flowing through an output inductor L_1 .

[00011] The drain of the transistor Q_1 is connected to a power line (an input voltage V_i) through the output inductor L_1 of several μH and, at the same time, also connected to an anode of a reverse-current preventing diode D_1 , i.e., a Schottky diode. A cathode of the reverse-current preventing diode D_1 is connected to an output terminal T_o through a sensing resistor R_s having a resistance of 0.1 ohms or less and, at the same time, connected to ground through an output capacitor C_o having a capacitance of about 10 μF .

[00012] The output terminal T_o is connected to ground through resistors R_1 and R_2 . A node between the resistors R_1 and R_2 is connected to an inverting input terminal (-) of an error amplifier A_1 . A non-inverting input terminal (+) is connected to a positive terminal of a DC voltage source E_1 . A negative terminal of the DC voltage source E_1 is connected to ground. An output terminal of the error amplifier A_1 is connected to one input terminal of an adder ADD , and also connected to the inverting input terminal (-) of its own through a phase compensation capacitor C_1 . Another input terminal of the adder ADD is connected to an output terminal of a slope compensation circuit $SLOPE$. An output terminal of the adder ADD is connected to an inverting terminal (-) of a comparator CMP .

[00013] The source of the transistor Q_1 is connected to ground through a resistor R_3 and, at the same time, connected to a non-inverting terminal (+) of the comparator CMP through a variable DC voltage E_2 . An output terminal of the

comparator CMP is connected to a reset terminal R of a reset-priority-type RS latch LC. A set terminal (S) is connected to a clock terminal through which a clock signal CLK having a frequency of 200 KHz to 1 MHz is fed. An output terminal (Q) of the RS latch LC is connected to a gate of the transistor Q1 through a buffer BUF.

[00014] One side (an input side) of the sensing resistor R_s is connected to an inverting terminal (-) of a gm amplifier A2. Another side (an output side) of the sensing resistor R_s is connected to a non-inverting terminal (+) of the gm amplifier A2. An output terminal of the gm amplifier A2 is connected to a voltage control terminal of the variable DC voltage source E2. To be specific, voltage that the variable DC voltage source E2 produces is controlled so as to vary in accordance with a voltage V_s appearing across the sensing resistor R_s and varying according to an output current I_o .

[00015] Now, the functions of the DC/DC converter configured as above will be described. The error amplifier A1 produces an error voltage V_c by amplifying a voltage difference between a reference voltage V_a (the voltage produced by the DC voltage source E1) applied to the non-inverting terminal (+) thereof and a first monitored voltage V_b (a divided voltage of the output voltage V_o) applied to the inverting terminal (-) thereof. Consequently, the more the output voltage V_o drops from a target voltage, the higher the level of the error voltage V_c becomes.

[00016] The comparator CMP produces a reset signal V_e to be fed to the RS latch LC by comparing between an modified error voltage V_c' (a sum of the error voltage V_c and a slope compensation voltage) to be applied to the inverting input terminal

(-) thereof and a modified second monitored voltage V_d' (a sum of a second monitored voltage V_d that appears across the resistor R_3 and changes according to the inductor current I_L and a voltage produced by the variable DC voltage source E_2) to be applied to the non-inverting input terminal (+) thereof. As a result, the reset signal V_e switches to a low level when the modified error voltage V_c' inputted to one of the terminals is higher by a predetermined threshold value than the modified second monitored voltage V_d' , or otherwise, switches to a high level.

[00017] While the above-mentioned reset signal V_e is maintained at the low level, an on-off status of the transistor Q_1 is controlled so that the transistor Q_1 is switched according to the clock signal CLK to be applied to the set terminal (S) of the RS latch LS. By contrast, while the reset signal V_e is maintained at the high level, the transistor Q_1 is kept in an off-state and a switching operation thereof is stopped regardless of the clock signal CLK .

[00018] In this way, in the DC/DC converter employing the peak current mode control system, the transistor Q_1 is driven and controlled in accordance with the monitored results of the output voltage V_o and the inductor current I_L .

[00019] Moreover, the DC/DC converter embodying the invention has, in order to monitor the output current I_o , the sensing resistor R_s in the power supply line leading to the load which is arranged in a stage after an output smoothing section (comprising L_1 , D_1 , and C_o) for smoothing a voltage appearing at a terminal of the transistor Q_1 . The DC/DC converter is also configured, in a driver section thereof for driving and controlling the transistor Q_1 , such that an offset voltage according

to the monitored result by the sensing resistor R_s is provided for the second monitored voltage V_d before the comparator CMP receives the voltage. To be specific, the greater the voltage V_s across the sensing resistor R_s becomes, the smaller the offset voltage (the voltage produced by the variable DC voltage source E2) provided for the second monitored voltage V_d by the gm amplifier A2 is made.

[00020] Fig. 2 is schematic diagram showing an output control operation of the DC/DC converter embodying the present invention. Shown in the illustration are behaviors of the output current I_o , the output voltage V_o , the modified first monitored voltage V_c' and the modified second monitored voltage V_d' to be inputted to the comparator CMP, and the inductor current I_L , when the load changes abruptly. It is to be noted that, in the illustration, solid lines show wave forms when the present invention is implemented and broken lines show wave forms when a conventional technology is implemented for reference purpose.

[00021] As can be read from the illustration, the DC/DC converter embodying the invention is capable of driving and controlling the transistor Q1 directly according to the result obtained by monitoring the output current I_o actually flowing through the load, even if the output from the error amplifier A1 is unable to follow an abrupt change of load. Therefore, it becomes possible to start up the inductor current I_L sharply and thereby efficiently suppress fluctuations of the output voltage V_o . For example, an amount of voltage drop of the output voltage V_o can be reduced from a conventional value of 200 mV to 80 mV, and a response time can be quickened from a conventional value of the order of 10 μ s to the order of 1 μ s. According to the DC/DC converter embodying the invention, it is also possible to

avoid using a large-capacity output capacitor, and thereby prevent the cost from being unnecessarily increased and the external output capacitor from becoming large.

[00022] Particularly, when the power supply device embodying the invention is used as a means for supplying power to a data signal generating section in a liquid crystal display device comprising an LCD, it is possible to reduce a possibility of insufficient data writing to the pixel transistors, and thereby display images in superior quality with reduced problems such as a low contrast and a brightness decline.

[00023] Moreover, although the above-described embodiment deals with an example of the booster-type DC/DC converter employing the peak current mode control system, the present invention is not limited to this example and applicable also to such power supply devices in general, the power supply devices including step-down type and multi-phase type power supply devices which produce a desired output voltage from an input voltage. Although the example also shows only a Schottky diode to be used as the reverse-current preventing diode D1, it is possible to use an ordinary diode or add a switch circuit in order to eliminate the diode.

[00024] Moreover, although the above-described embodiment deals with an example having a configuration in which an offset voltage according to the monitored result by the sensing resistor R_s is provided for the second monitored voltage V_d before the comparator CMP receives the voltage in the driver section for

driving and controlling the transistor Q1, the present invention is not limited to this example and applicable also to such a configuration in which the offset voltage according to the monitored result by the sensing resistor R_s is provided for the error voltage V_c before the comparator CMP receives the voltage.

[00025] As described above, a power supply device relating to the invention comprises a switching element connected between two different potentials, an output smoothing section for smoothing a voltage outputted from a terminal of the switching element and produce an output voltage provided for a load, a driver section for driving and controlling the switching element, wherein, when a desired output voltage is produced from an input voltage, an output current sensing section for monitoring current flowing through the load is provided in a stage after the output smoothing section, and the switching element is driven and controlled by the driver section by incorporating a monitored result obtained by the output current sensing section.

[00026] To be more specific, the power supply device configured as described above has the driver section comprises an error amplifier for amplifying a voltage difference between a first monitored voltage which varies according to the output voltage and a predetermined reference voltage so as to produce an error voltage, a comparator for producing a comparison signal by comparing between a second monitored voltage which varies according to a driving current flowing through the switching element and the error voltage, a driving signal generating section for generating a driving signal for driving the switching element in accordance with the comparison signal, and an offsetting section for providing an offset in

accordance with a result monitored by the output current sensing section either for the second monitored voltage before the second monitored voltage is inputted to the comparator or for the error voltage before the error voltage is inputted to the comparator.

[00027] By this configuration, it is possible to provide, at a lower cost, a power supply device capable of producing a stable output voltage even if the load fluctuates abruptly.

[00028] A liquid crystal display device relating to the invention comprising a liquid crystal display and a data signal generating section for generating a data signal for the liquid crystal display has the power supply device configured as described above as a means for supplying power to the data signal generating section. According to this configuration, it is possible to reduce a possibility of insufficient data writing to pixel transistors and thereby provide a liquid crystal display device capable of displaying images in superior quality with reduced problems such as a low contrast and a brightness decline.